FPGA保留信号的语句时间:2022-09-02 22:57:57(*synthesis,keep*) (*synthesis,probe_port,keep *) 例:(*synthesis,probe_port,keep *) wire e; 可用于wire型和reg型。