文件名称：A fast method for timing verification that uses the conditions that cause changes in the output values of gates
文件大小：152KB
文件格式：PDF
更新时间：2024-07-19 11:06:27
学术 论文
A fast method for timing verification that uses the conditions that cause changes in the output values of gates A Fast Method for Timing Verification that Uses the Conditions that Cause Changes in the Output Values of Gates Atsushi Ohnishi 1 and Yuji Sugiyama 2 1 Department of Electronics and Computer Engineering, Tsuyama National College of Technology, Tsuyama, Japan 708-8509 2 Department of Information Technology, Faculty of Engineering, Okayama University, Okayama, Japan 700-8530 SUM