文件名称：ug366 Virtex-6 FPGA GTX Transceivers
文件大小：10.14MB
文件格式：PDF
更新时间：2021-11-06 18:12:22
Virtex-6 FPG
This document shows how to use the GTX transceivers in Virtex®-6 FPGAs. In this document: • Virtex-6 FPGA GTX transceiver is abbreviated as GTX transceiver. • GTXE1 is the name of the instantiation primitive that instantiates one Virtex-6 FPGA GTX transceiver. • A Quad or Q is a cluster or set of four GTX transceivers that share two differential reference clock pin pairs and analog supply pins.