principles of evrifiable RTL design

【文件属性】：
文件名称：principles of evrifiable RTL design
文件大小：4.77MB
文件格式：PDF
更新时间：2019-06-03 17:55:26
RTL,Verilog The conception of a verifiable register transfer level (RTL) philosophy is a product of two factors: one, inherited seat-of-the-pants experiences during the course of large system design; the other, the sort of investigation which may be called “scientific.” Our philosophy falls somewhere between the knowledge gained through experiences and the knowledge gained through scientific research. It corroborates on matters as to which definite knowledge has, so far, been ascertained; but like science, it appeals to reason rather than authority. Our philosophy consists of a fundamental set of principles, which when embraced, yield significant pay back during the process of verification.