文件名称：Timing Constraints and Optimization User Guide Version O-2018.06, June 2018.pdf
文件大小：4.07MB
文件格式：PDF
更新时间：2023-09-03 04:21:59
DC synthesis 约束 timing
Timing is a major consideration in the synthesis and physical implementation of synchronous digital circuits