文件名称：Design of Low-Power Coarse-Grained Reconfigurable Architectures
文件大小：6.25MB
文件格式：PDF
更新时间：2014-07-26 09:23:09
Low-Power Coarse-Grained Reconfigurable
Application-speci c optimization of embedded systems becomes inevitable to satisfy the market demand for designers to meet tighter constraints on cost, performance and power. On the other hand, the exibility of a system is also important to accommodate the short time-to-market requirements for em- bedded systems. To compromise these incompatible demands, coarse-grained recon gurable architecture (CGRA) has emerged as a suitable solution. A typical CGRA requires many processing elements (PEs) and a con guration cache for recon guration of its PE array. However, such a structure consumes signi cant area and power. Therefore, designing cost-e ective CGRA has been a serious concern for reliability of CGRA-based embedded systems.