Zynq-Linux-DMA-master

【文件属性】：
文件名称：Zynq-Linux-DMA-master
文件大小：9.56MB
文件格式：ZIP
更新时间：2021-02-12 11:12:12
zynq Linux DMA master # Using the AXI CDMA in Vivado for Linux Application DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core. (based on Xilinx UG873 chapter 6) This is a simple loop-back project in which data transfer between host OS (Zynq-PS) and FPGA (Zynq-PL) is done using DMA mechanism. This project instantiates an AXI CDMA IP in PL and integrates it with the processing system high performance (HP) 64 bit slave port. In this system, AXI CDMA acts as master device to copy an array of the data from the source buffer location to the destination buffer location in DDR system memory. AXI CDMA uses processing system HP slave port to get read/write access of DDR system memory. We also wrote a Linux OS based application software which uses mmap() to initialize DMA core and do the data transfer using AXI CDMA block, and executed it on the ZC702 board.

【文件预览】：
Zynq-Linux-DMA-master
----CDMA_wrapper.tcl(7KB)
----FPGA_HW_Source()
--------ip cores()
----CDMA_wrapper.bit(3.86MB)
----README.md(915B)
----Linux_app()
--------linux_cdma_app.c(13KB)
----CDMA.png(104KB)
----PL_Source()
--------ip cores()
--------bramDes_wrapper.v(3KB)
--------bramDes.v(100KB)
----OS_Ready-to-Use()
--------uImage(2.75MB)
--------uramdisk.image.gz(5.04MB)
--------BOOT.bin(325KB)
--------devicetree.dtb(5KB)